

# **Mono FSTN Display Module**

Product Specification
Part No. YMC-240128-78ABAFDGL
240 x 128 FSTN Display

For more information, please visit www.andersdx.com or email info@andersdx.com

Version 1.1



# LIQUID CRYSTAL DISPLAY MODULE

MODEL NO.: YMC240128-78ABAFDGL DATE: JAN.21.2014

| Approved | Checked | Department                   |
|----------|---------|------------------------------|
| 4 12876  | 王惠颖     | Win A STOELECTRONICS の See 製 |

**CUSTOMER:** 

MODEL NO.:

DATE:

| Approved | Checked | Department |
|----------|---------|------------|
|          |         |            |
|          |         |            |
|          |         |            |

| DATE JAN.21.2014 |                     | TECHNICAL     |
|------------------|---------------------|---------------|
| DATE JAN.21.2014 |                     | SPECIFICATION |
| LCM              | YMC240128-78ABAFDGL | Page 1 of 21  |



# **REVISION HISTORY**

| REVISION HISTORY |             |  |            |                                    |  |  |
|------------------|-------------|--|------------|------------------------------------|--|--|
| Rev.             | Date        | Item                                   | Page       | Remark                             |  |  |
| 1.0              | JAN.13.2014 | New Creating                           | All        |                                    |  |  |
| 1.1              | JAN.21.2014 | Spec didn't mentioned this item before | Not relate | Add aluminum foil to the backlight |  |  |
|                  |             |  |            |                                    |  |  |
|                  |             |  |            |                                    |  |  |
| -                |             |  |            |                                    |  |  |
|                  |             |  |            |                                    |  |  |
|                  |             |  |            |                                    |  |  |
|                  |             |  |            |                                    |  |  |
|                  |             |  |            |                                    |  |  |
|                  |             |  |            |                                    |  |  |

| DATE JAN.21.2014 |                     | TECHNICAL     |
|------------------|---------------------|---------------|
| DATE JAN.21.2014 |                     | SPECIFICATION |
| LCM              | YMC240128-78ABAFDGL | Page 2 of 21  |



# LIST

| I . General Specifications                     | (3-7)   |
|--|---------|
| II . The Characteristics and Reliability Test  | (8-9)   |
| III. The Equipment and LCD Measuring Method    | (10-11  |
| IV.Standard Specifications for Product Quality | (12-15  |
| V .Attached Drawing                            | (16-17) |
| VI.Packing                                     | (18)    |
| VII. Precautions For Use                       | (19-20  |

| DATE JAN.21.2014 |                     | TECHNICAL     |
|------------------|---------------------|---------------|
| DATE JAN.21.2014 |                     | SPECIFICATION |
| LCM              | YMC240128-78ABAFDGL | Page 3 of 21  |



# I .General Specifications

#### 1. The Features:

(1). The module operating voltage: 3.0V

(2).Drive method: 1/128 duty,1/12 bias

(3). Viewing direction: 6:00

(4). Operating temperature: 0°C~50°C
(5). Storage temperature: -10°C~60°C

(6). Display type: FSTN mode, Transflective, Positive type display

### 2. Mechanical Data:

(1) Module Size ----- 98.00 (w) \*67.00 (h) mm

(2) Viewing Area ----- 92.00 (w) \*53.00 (h) mm

(3) Dot Size ----- 0.325 (w) \* 0.325 (h) mm

(4) Dot Quality----- 240\* 128 DOTS

(5) Outline Dimensions----- See Attached Drawing

### 3. Absolute Maximum Ratings

| Symbol                 | Parameter   | Min. | Max.                  | Unit |
|------------------------|---|------|-----------------------|------|
| $V_{DD}$               | Logic Supply voltage  | -0.3 | +4.0                  | V    |
| $V_{DD2}$              | LCD Generator Supply voltage                                      | -0.3 | +4.0                  | V    |
| $V_{DD3}$              | Analog Circuit Supply voltage                                     | -0.3 | +4.0                  | V    |
| $V_{DD2/3}$ - $V_{DD}$ | Voltage difference between V <sub>DD</sub> and V <sub>DD2/3</sub> |      | 1.6                   | V    |
| $V_{LCD}$              | LCD Generated voltage (-30°C ~ +80°C)                             | -0.3 | +17.0                 | V    |
| V <sub>IN</sub>        | Any input voltage   | -0.4 | V <sub>DD</sub> + 0.5 | V    |

#### Note:

- 1.  $V_{DD}$  based on  $V_{SS} = 0V$
- 2. Stress values listed above may cause permanent damages to the device.

| DATE JAN.21.2014 |                     | TECHNICAL     |
|------------------|---------------------|---------------|
| DATE JAN.21.2014 |                     | SPECIFICATION |
| LCM              | YMC240128-78ABAFDGL | Page 4 of 21  |



### 4. Pin Connections:


| Pin No. | Symbol  |  |   | Function            | on            |                    |  |
|---------|---------|--|---|---------------------|---------------|--------------------|--|
| 1       | А       | LED ba   | LED backlight   |                     |               |                    |  |
| 2       | K       | LED ba   | cklight   |                     |               |                    |  |
| 3       | VB1-    | LCD Bia  | as Voltages   |                     |               |                    |  |
| 4       | VB1+    | LCD Bia  | as Voltages   |                     |               |                    |  |
| 5       | VB0-    | LCD Bia  | as Voltages   |                     |               |                    |  |
| 6       | VB0+    | LCD Bia  | as Voltages   |                     |               |                    |  |
| 7       | VLCD    | Main LC  | D Power Si  | upply.              |               |                    |  |
| 8       | VBIAS   | This is t  |   | e voltage to        | generate the  | e actual SEG       |  |
| 9       | VSS     | Ground   |   |                     |               |                    |  |
| 10      | VDD     |  | Power supply  |                     |               |                    |  |
| 11-18   |         |  | Bi-directional bus for both serial and parallel host interfaces. In serial modes, connect D[0] to SCK, D[3] to SDA, |                     |               |                    |  |
|         |         |  | BM=1x<br>(Parallel)   | BM=0x<br>(Parallel) | BM=01<br>(S9) | BM=00<br>(S8/S8uc) |  |
|         | D7-D0   | D0         D0         D0/D4         SCK         SCK           D1         D1         D1/D5         -         -           D2         D2         D2/D6         -         -           D3         D3         D3/D7         SDA         SDA           D4         D4         -         -         -           D5         D5         -         -         -           D6         D6         -         S9         S8/S8uc           D7         D7         0         1         1 |   |                     |               |                    |  |
| 19-20   | WR1、WR0 | Connect unused pins to $V_{DD}$ or $V_{SS}$ .  WR[1:0] controls the read/write operation of the host interface. See Host Interface section for more detail.  In parallel mode, WR[1:0] meaning depends on whether the interface is in the 6800 mode or the 8080 mode. In serial interface modes, these two pins are not used, connect them to $V_{SS}$ .   |   |                     |               |                    |  |
| 21      | CD      |  |   |                     |               | /write operation.  |  |
| 22      | RST     | Reset s  | Reset signal  |                     |               |                    |  |
| 23      | CS      | Chip se  | lect  |                     |               |                    |  |

| DATE JAN.21.2014 |                     | TECHNICAL<br>SPECIFICATION |
|------------------|---------------------|----------------------------|
| LCM              | YMC240128-78ABAFDGL | Page 5 of 21               |



|       |              | Bus mode: D[7:6] by the |        | e bus mode is determined by BM[1:0] and elationship:     |  |
|-------|--------------|-------------------------|--------|--|--|
|       |              | BM[1:0]                 | D[7:6] | Mode   |  |
|       |              | 11                      | Data   | 6800/8-bit   |  |
|       |              | 10                      | Data   | 8080/8-bit   |  |
|       |              | 01                      | 0X     | 6800/4-bit   |  |
| 24-25 | BM0、BM1      | 00                      | 0X     | 8080/4-bit   |  |
| 2120  | BINION BINIT | 01                      | 10     | 3-wire SPI w/ 9-bit token<br>(S9: conventional)          |  |
|       |              | 00                      | 10     | 4-wire SPI w/ 8-bit token<br>(S8: conventional)          |  |
|       |              | 00                      | 11     | 3- or 4-wire SPI w/ 8-bit token<br>(S8uc: Ultra-Compact) |  |

### 5. AC CHARACTERISTICS




Parallel Bus Timing Characteristics (for 8080 MCU)

|                  | T | T                   |               |
|------------------|---|---------------------|---------------|
| DATE JAN.21.2014 |   |                     | TECHNICAL     |
| DATE JAN.21.2014 |   |                     | SPECIFICATION |
| LCM              |   | YMC240128-78ABAFDGL | Page 6 of 21  |



 $(2.7V \le V_{DD} < 3.6V, Ta = -30 \text{ to } +85^{\circ}C)$ 

|                     | 3.6V, Ia= –30 i |                        | 0                      | A dina | Mari | I linita |
|---------------------|-----------------|------------------------|------------------------|--------|------|----------|
| Symbol              | Signal          | Description            | Condition              | Min.   | Max. | Units    |
| t <sub>AS80</sub>   | CD              | Address setup time     |                        | 0      | -    | nS       |
| t <sub>AH80</sub>   |                 | Address hold time      |                        | 20     |      |          |
| t <sub>CY80</sub>   |                 | System cycle time      |                        |        | -    | nS       |
|                     |                 | 8-bit bus (read)       |                        | 140    |      |          |
|                     |                 | 8-bit bus (write)      |                        | 140    |      |          |
|                     |                 | 4-bit bus (read)       |                        | 140    |      |          |
|                     |                 | 4-bit bus (write)      |                        | 140    |      |          |
| t <sub>PWR80</sub>  | WR1             | Pulse width            |                        |        | _    | nS       |
|                     |                 | 8-bit bus (read)       |                        | 65     |      |          |
|                     |                 | 4-bit bus (read)       |                        | 65     |      |          |
| t <sub>PWW80</sub>  | WR0             | Pulse width            |                        |        | -    | nS       |
|                     |                 | 8-bit bus (write)      |                        | 35     |      |          |
|                     |                 | 4-bit bus (write)      |                        | 35     |      |          |
| t <sub>HPW80</sub>  | WR0, WR1        | High pulse width       |                        |        | -    | nS       |
|                     |                 | 8-bit bus (read)       |                        | 65     |      |          |
|                     |                 | (write)                |                        | 35     |      |          |
|                     |                 | 4-bit bus (read)       |                        | 65     |      |          |
|                     |                 | (write)                |                        | 35     |      |          |
| t <sub>DS80</sub>   | D0~D7           | Data setup time        |                        | 30     | _    | nS       |
| t <sub>DH80</sub>   |                 | Data hold time         |                        | 20     |      |          |
| t <sub>ACC80</sub>  |                 | Read access time       | C <sub>L</sub> = 100pF | -      | 60   | nS       |
| t <sub>OD80</sub>   |                 | Output disable time    | ·                      | 12     | 20   |          |
| t <sub>SSA80</sub>  | CS1/CS0         | Chip select setup time |                        | 10     |      | nS       |
| t <sub>CSSD80</sub> |                 |                        |                        | 10     |      |          |
| t <sub>CSH80</sub>  |                 |                        |                        | 20     |      |          |




Parallel Bus Timing Characteristics (for 6800 MCU)

| DATE JAN.21.2014 |                     | TECHNICAL     |
|------------------|---------------------|---------------|
| D/HE 3/111.2014  |                     | SPECIFICATION |
| LCM              | YMC240128-78ABAFDGL | Page 7 of 21  |



 $(2.7V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$ 

| `                   | .3V, Ta= -30 to - | · '                        |                        |      |      |       |
|---------------------|-------------------|----------------------------|------------------------|------|------|-------|
| Symbol              | Signal            | Description                | Condition              | Min. | Max. | Units |
| t <sub>AS68</sub>   | CD                | Address setup time         |                        | 0    | _    | nS    |
| t <sub>AH68</sub>   |                   | Address hold time          |                        | 20   |      |       |
| T <sub>CY68</sub>   |                   | System cycle time          |                        |      | _    | nS    |
|                     |                   | 8 bits bus (read)          |                        | 140  |      |       |
|                     |                   | (write)                    |                        | 140  |      |       |
|                     |                   | 4 bits bus (read)          |                        | 140  |      |       |
|                     |                   | (write)                    |                        | 140  |      |       |
| t <sub>PWR68</sub>  | WR1               | Pulse width 8 bits (read)  |                        | 65   |      |       |
|                     |                   | 4 bits                     |                        | 65   | _    | nS    |
| t <sub>PWW68</sub>  |                   | Pulse width 8 bits (write) |                        | 35   | _    | nS    |
|                     |                   | 4 bits                     |                        | 35   |      |       |
| tLPW68              |                   | Low pulse width            |                        |      | _    | nS    |
|                     |                   | 8 bits bus (read)          |                        | 65   |      |       |
|                     |                   | (write)                    |                        | 35   |      |       |
|                     |                   | 4 bits bus (read)          |                        | 65   |      |       |
|                     |                   | (write)                    |                        | 35   |      |       |
| t <sub>DS68</sub>   | D0~D7             | Data setup time            |                        | 30   | -    | nS    |
| t <sub>DH68</sub>   |                   | Data hold time             |                        | 20   |      |       |
| tACC68              |                   | Read access time           | C <sub>L</sub> = 100pF | _    | 60   | nS    |
| tops8               |                   | Output disable time        |                        | 12   | 20   |       |
| tcssA68             | CS1/CS0           | Chip select setup time     |                        | 10   |      | nS    |
| t <sub>CSSD68</sub> |                   |                            |                        | 10   |      |       |
| t <sub>CSH68</sub>  |                   |                            |                        | 20   |      |       |



# Serial Bus Timing Characteristics (for S8 / S8uc)

 $(2.7V \le V_{DD} < 3.6V, Ta = -30 \text{ to } +85^{\circ}C)$ 

| Symbol                                 | Signal | Description                       | Condition | Min.           | Max. | Units |
|--|--------|-----------------------------------|-----------|----------------|------|-------|
| t <sub>ASS8</sub>                      | CD     | Address setup time                |           | 0              | -    | nS    |
| t <sub>AHS8</sub>                      | CD     | Address hold time                 |           | 20             | ı    | nS    |
| t <sub>CYS8</sub>                      |        | System cycle time                 |           | 140            | ı    | nS    |
| t <sub>LPWS8</sub>                     | SCK    | Low pulse width                   |           | 65             | ı    | nS    |
| t <sub>HPWS8</sub>                     |        | High pulse width                  |           | 65             | -    | nS    |
| t <sub>DSS8</sub><br>t <sub>DHS8</sub> | SDA    | Data setup time<br>Data hold time |           | 30<br>20       | ı    | nS    |
| tcssas8<br>tcssds8<br>tcshs8           | cs     | Chip select setup time            |           | 10<br>20<br>10 |      | nS    |

| DATE JAN.21.2014 |                     | TECHNICAL<br>SPECIFICATION |
|------------------|---------------------|----------------------------|
| LCM              | YMC240128-78ABAFDGL | Page 8 of 21               |



# ${\rm I\hspace{-.1em}I}$ .The Characteristics and Reliability Test

# 1. Electro-Optic Characteristics

Condition:TEMP=(23±3)°C

| NO | Item              |        | Symbol              | Min. | Тур. | Max. | Unit | Condition   |
|----|-------------------|--------|---------------------|------|------|------|------|-------------|
| 1  | Supply Voltage(Lo | ogic)  | Vdd-Vss             |      | 3.0  |      | V    |             |
|    |                   |        |                     |      | 14.8 |      | V    | 0℃          |
| 2  | LCD Operating Vo  | oltage | V <sub>0</sub> -Vss | 14.4 | 14.6 | 14.8 | V    | <b>25</b> ℃ |
|    |                   |        |                     |      | 14.4 |      | V    | 50℃         |
| 3  | Response Time     |        | Ton                 |      | 150  |      | ms   |             |
| 3  |                   |        | Toff                |      | 220  |      | ms   |             |
| 4  | Contrast Ratio    |        | CR                  | 2    | 4    |      |      |             |
|    |                   | 12H    | θ 1                 |      | 30   |      |      |             |
| 5  | Viewing Angle     | 6H     | θ 2                 |      | 40   |      |      |             |
|    |                   | 3H     | θ 3                 |      | 40   |      | Deg. | (CR≥2.0)    |
|    | 9H                |        | θ 4                 |      | 30   |      |      |             |

# 2.-Characteristics of backlight

Color: White

| ITEM                    | SYMBOL | MIN.    | TYP.    | MAX.    | UNIT     | CONDITIONS        |
|-------------------------|--------|---------|---------|---------|----------|-------------------|
| Forward Voltage         | Vf     | 3. 2    | 3. 5    | 3. 7    | V        | If=75mA           |
| Power Dissipation       | Pd     |         | 0. 2625 | 0. 2775 | W        | 11-7 SMA          |
| Reverse Voltage         | Vr     |         |         | 5.0     | V        | V 5 0V D 1 1:     |
| Reverse Current         | Ir     |         |         | 10      | uA       | Vr=5.0V Each chip |
| Luminous Intensity      | Lv     | 250     | 330     | 450     | $cd/m^2$ | If=75mA           |
| Luminous Uniformity     | ΔLv    | 70      |         |         | %        |                   |
| Chromoticity condinate  | X      | X=0.260 |         | X=0.320 |          | Each chip         |
| Chromaticity coordinate | Y      | Y=0.260 |         | Y=0.320 |          | If=20mA Ta=25° C  |

### **WARNING:**

A BACKLIGHT IS A KIND OF CURRENT DEVICE, IT MUST CONNECT A RESISTANCE FOR LIMITING CURRENT, OR IT WILL BE DAMAGED.

| DATE JAN.21.2014 |                     | TECHNICAL<br>SPECIFICATION |
|------------------|---------------------|----------------------------|
| LCM              | YMC240128-78ABAFDGL | Page 9 of 21               |



# 3.Reliability Test


| No | Items                         | Test Condition                                      | Test<br>Result |
|----|-------------------------------|---|----------------|
| 1  | High Temp<br>Storage          | Temp:60±2℃<br>Time:96h<br>Restore:24h               | Passed         |
| 2  | Low Temp<br>Storage           | Temp:-10±3°C<br>Time:96h<br>Restore:24h             | Passed         |
| 3  | High Temp<br>operating        | Temp:50±2℃<br>Vop:3.0V<br>Time:24h<br>Restore:24h   | Passed         |
| 4  | Low Temp operating            | Temp:0±3°C<br>Vop:3.0V<br>Time:24h<br>Restore:24h   | Passed         |
| 5  | High Temp High<br>Hum Storage | Temp:40±2°C<br>Hum:95%Rh<br>Time:96h<br>Restore:24h | Passed         |
| 6  | Thermal<br>Shock              | Temp:(℃) 60 25 -10 30 5 30 5 5 Cycles Restore:24h   | Passed         |

| DATE JAN.21.2014 |                     | TECHNICAL<br>SPECIFICATION |
|------------------|---------------------|----------------------------|
| LCM              | YMC240128-78ABAFDGL | Page 10 of 21              |



# III. The Equipment and LCD Measuring Method


# 1. Equipment



Waveform Generator

### 2. Definition


(1). Threshold Voltage (Vth)




| DATE JAN.21.2014 |                     | TECHNICAL<br>SPECIFICATION |
|------------------|---------------------|----------------------------|
| LCM              | YMC240128-78ABAFDGL | Page 11 of 21              |



# (2). Response Time



# (3). Viewing Angle:



(4). Contrast Ratio (Positive)

CR= Brightness of non-selected pixel
Brightness of selected pixel

# 3. Reliability Test:

Equipment: TENNY

| ı |                  |                     |               |
|---|------------------|---------------------|---------------|
|   | DATE JAN.21.2014 |                     | TECHNICAL     |
|   | DATE JAN.21.2014 |                     | SPECIFICATION |
|   | LCM              | YMC240128-78ABAFDGL | Page 12 of 21 |



# **IV.Standard Specifications for Product Quality**

- 1. Manner of test::
- 1.1 The test must be under 40W fluorescent light, and the distance of view must be at 30cm.
- 1.2 The test direction is based on around -10°- 30° of Vertical line.
- 2. Quality specification


It shall be based on GB2828-87, Apply level II, Normal inspection by single sampling.

|               | IETM   | CHECK LEVEL | AQL  |
|---------------|--|-------------|------|
| MAJOR<br>(MA) | 1.LIQUID CRYSTAL LEAKAGE<br>2.WRONG POLARIZER<br>3.OUTSIDE DIMENSION<br>4.SEGMENT MISSING<br>5.SEGMENT SHORT   | II          | 0.25 |
| MINOR<br>(MI) | 1.BLACK SPOTS OR WHITE SPOTS. 2.FOREIGN SUBSTANCE, 3.WHITE SPOTS, 4.PINHOLE,SEGMENT 5.DEFORMATION SCRATCHS(GLASS & POLARIZER), 6.SEGMENT DEFECT, 7.AIR BUBBLES BETWEEN GLASS & POLARIZER, 8.COLOR VARIATION,GLASS CHIPS, 9.OTHER VISUAL DEFECTS. | II          | 1.0  |

3. Definition of area:

3.1 I area: viewing area

II area: outside viewing area




F

3.2 A area: The glass area outside sealant.

G area: Electrode pad area.

F area: Without electrode pad area.



| DATE JAN.21.2014 |  |                     | TECHNICAL     |
|------------------|--|---------------------|---------------|
| DATE JAN.21.2014 |  |                     | SPECIFICATION |
| LCM              |  | YMC240128-78ABAFDGL | Page 13 of 21 |



| 4. Standard of appearance test: (unit: mm) |
|--|
|--|

| Nº | Items  | Criterion  | Checking<br>manner  |
|----|--|--|---|
|    |  | Y X≤3.0 Y: Don't allowed hurt sealing Z≥T/2 N≤3 X≤5.0 Y: Don't allowed hurt sealing Z≤T/2 N≤3 X≤1.0 Y≤0.5 Z≤T/3 No check   | checking<br>with eyes   |
| 1  | Substrate crack  X: defect Length  Y: defect Width  Z: defect Depth  T: glass Thickness  N: defect QTY  L:Connector  Width | (2)G area  X ≤3.0 Y≤0.5 Z≤T/2 N≤2  X ≤total length Y≤1/4L N≤1 Over the drawing tolerance is not allowed  (3)F area  X≤2.0 Y≤3 Z≤T N≤3  |   |
| 2  | Black spot<br>white spot<br>D=(X+Y)/2  | Don' t allowed hurt  (1)  O.2 <d≤0.25 (2)="" check="" d≤0.1="" l≤1.0="" l≤2.0="" no="" n≤1="" n≤1<="" n≤2="" n≤3="" o.1<d≤0.2="" td="" w≤0.03="" w≤0.05=""><td>Checking o<br/>the tabl<br/>with light<br/>and<br/>polarizer<br/>and<br/>checking<br/>with eyes<br/>directly.</td></d≤0.25> | Checking o<br>the tabl<br>with light<br>and<br>polarizer<br>and<br>checking<br>with eyes<br>directly. |

| DATE JAN.21.2014 |                     | TECHNICAL<br>SPECIFICATION |
|------------------|---------------------|----------------------------|
| LCM              | YMC240128-78ABAFDGL | Page 14 of 21              |



| Nº | Items  | Criterion   | Checking manner   |
|----|--|---|---|
| 3  | Polarizer<br>Bubble  | D≤0.15 No check<br>0.15 <d≤0.4 n≤2<="" td=""><td>Checking on the table with light and polarizer, and checking with eyes directly</td></d≤0.4> | Checking on the table with light and polarizer, and checking with eyes directly |
| 4  | Rainbow<br>Color   | Allow tiny rainbow Allow 5% color contrast or accord limitative sample  | Checking on the table with light and polarizer, And checking with eyes directly |
| 5  | 1. Dimension accord design require 5 END Seal 2. Inject depth (d): 1/5D≤d≤D (D: seal design depth) |   | Checking with eyes  |
| 6  | Polarizer or pad appearance  | No dirty  | Checking with eyes  |

### 5 Standard of display test

|    | Standard of display test                  |   |  |  |  |
|----|---|---|--|--|--|
| Nº | Items                                     | Criterion   | Checking manner  |  |  |
| 1  | Black spot<br>white spot<br>D=(X+Y)/2     | (1) 0.2 <d≤0.25 n≤1<br="">0.1<d≤0.2 n≤3<br="">D≤0.1 No check<br/>(2) L≤2.0 W≤0.03 N≤2<br/>L≤1.0 W≤0.05 N≤1</d≤0.2></d≤0.25> | Checking at the display state  |  |  |
| 2  | Pin hole<br>D=(A+B)/2<br>W: segment width | W≤0.4 D≤0.20<br>And D≤1/2W N≤1<br>W>0.4 D≤0.25<br>And D≤1/3W N≤2<br>D≤0.05 No check   | Checking at the<br>display state   |  |  |
| 3  | Different width of segment                | a b<br> a-b <0.25 or<br> a-b ≤1/4W<br>No check  | Checking at the display state  |  |  |
| 4  | Different width                           | A₽ BP   | A: distortion≤10% B: distortion≤10% Superfluous Electrode lines display is not allowed |  |  |

| DATE JAN.21.2014 |                     | TECHNICAL     |
|------------------|---------------------|---------------|
| DATE JAN.21.2014 |                     | SPECIFICATION |
| LCM              | YMC240128-78ABAFDGL | Page 15 of 21 |




| 5 Pinhole | Φ= (A+B) /2ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν<br>ν | $\begin{array}{c} 0.15 < \Phi \leqslant 0.2  N \leqslant 1 \\ 0.05 < \Phi \leqslant 0.15  N \leqslant 3 \\ \Phi \leqslant 0.05  \text{Any} \\ \text{number} \\ \text{Note: Distance} \\ \text{between two spots} \geqslant \\ 10\text{mm},  \Phi \leqslant 1/3 \text{ pixels} \end{array}$ |
|-----------|---|--|
|-----------|---|--|

6. Inspection Item and Standards


| o. Inspection item and Standards                   |   |   |                   |  |
|--|---|---|-------------------|--|
| Item   | The Standard Of Quality Inspection  | Checking<br>Method  | Quantity<br>Ratio |  |
| Frame  | Smooth and even surface,no crack,no scratch,no rusty,and not be wrenched out of shape.the range between convex and concave is:d≤0.35mm,and the frame must be connected with the ground pad.     | Checking With<br>Eyes<br>And Using<br>Vernier<br>Caliper,<br>Multimeter | 100%              |  |
| The Relative Position of LCD and Frame             | The end seal of the LCD must be at the same side with the frame's opening.  | Checking With<br>Eyes   | 100%              |  |
| The Relative<br>Position of<br>PCB/Panel<br>/Frame | The frame installing direction must be correct.the twisted angle of the leg is from 45° to 60°, the leg is vertical to PCB panel and it must be in the middle position of the installing holes. | Checking With<br>Eyes   | 100%              |  |
| LED  | 1.The LED must be White.     2.The LED must be uniform.   | Checking With Eyes  | 100%              |  |
| Function<br>Test                                   | <ol> <li>The major defects must be reject.</li> <li>Background changes evenly and no disorderly displaying phenomenon.</li> <li>Display no shortage.</li> </ol>                                 | Check It When Displaying  | 100%              |  |

| DATE JAN.21.2014 |                     | TECHNICAL<br>SPECIFICATION |
|------------------|---------------------|----------------------------|
| LCM              | YMC240128-78ABAFDGL | Page 16 of 21              |












# **VI. Packing**



YMC240128-78ABAFDGL

Page 19 of 21

**LCM** 



#### **Ⅲ.Precautions For Use**

### 1. Safety

- (1) Do not swallow any liquid crystal, even if there is no proof that liquid crystal is poisonous.
- (2) If the LCD panel breaks, be careful not to get liquid crystal to touch your skin.
- (3) If skin is exposed to liquid crystal, wash the area thoroughly with alcohol or soap.

### 2.Storage Conditions

- (1) Store the panel or module in a dark place where the temperature is 23±5°C and the humidity is below 50±20%RH.
- (2) Store in anti-static electricity container.
- (3) Store in clean environment, free from dust, active gas, and solvent.
- (4) Do not place the module near organics solvents or corrosive gases.
- (5) Do not crush, shake, or jolt the module.
- (6) Do not exposed to direct sun light of fluorescent lamps.

#### 3.Installing LCD Module

Attend to the following items when installing the LCM.

- (1) Cover the surface with a transparent protective plate or touch panel to protect the polarizer and LC cell.
- (2) When assembling the LCM into other equipment, the spacer to the bit between the LCM and the fitting plate should have enough height to avoid causing stress to the module surface, refer to the individual specifications for measurements.

### 4. Precautions For Operation

- (1) Viewing angle varies with the change of liquid crystal driving voltage (Vo). Adjust Vo to show the best contrast.
- (2) Driving the LCD in the voltage above the limit will shorten its lifetime.
- (3) Response time is greatly delayed at temperature below the operating temperature range. However, this does not mean the LCD will be out of the order. It will recover when it returns to the specified temperature range.
- (4) When turning the power on, input each signal after the positive/negative voltage

| DATE JAN.21.2014 |                     | TECHNICAL<br>SPECIFICATION |
|------------------|---------------------|----------------------------|
| LCM              | YMC240128-78ABAFDGL | Page 20 of 21              |



becomes stable.

- (5) Do not apply water or any liquid on product which composed of T/P.
- 5. Handling Precautions
- (1) Avoid static electricity which can damage the CMOS LSI; please wear the wrist strap when handling.
- (2) The polarizing plate of the display is very fragile. so, please handle it very carefully.
- (3) Do not give external shock.
- (4) Do not apply excessive force on the surface; it may cause display abnormal .
- (5) Do not wipe the polarizing plate with a dry cloth, as it may easily scratch the surface of plate.
- (6) Do not use ketonics solvent & Aromatic solvent, use with a soft cloth soaked with a cleaning naphtha solvent.
- (7) Do not operate it above the absolute maximum rating.
- (8) Do not remove the panel or frame from the module.
- (9) Do not apply water or any liquid on product which composed of T/P.

| DATE JAN.21.2014 |                     | TECHNICAL     |
|------------------|---------------------|---------------|
|                  |                     | SPECIFICATION |
| LCM              | YMC240128-78ABAFDGL | Page 21 of 21 |